



Attorney Docket No. FUJ 99228 CIP
Client Matter. No. 80458.0004.001

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Patent Application of:

Katsuyoshi MATSUURA, et al.

Serial No. 09/551,233

Filed: April 17, 2000

Title: SEMICONDUCTOR DEVICE HAVING A
FERROELECTRIC CAPACITOR AND A
FABRICATION PROCESS THEREOF

Examiner: H.-M. ZEE

Art Unit: 2823

RECEIVED
NOV 23 2001
TC 2800 MAIL ROOM

CERTIFICATE OF MAILING BY EXPRESS MAIL

Assistant Commissioner for Patents
Washington, D.C. 20231

Sir:

The undersigned hereby certifies that the attached:

1. Amendment & Response to Second Office Action;
2. Certificate of Mailing by Express Mail; and
3. Return Card,


relating to the above application, were deposited as "Express Mail," Mailing Label No. EL523798366US with the U.S. Postal Service, addressed to Assistant Commissioner for Patents, U.S. Patent & Trademark Office, P.O. Box 2327, Arlington, VA 22202, on November 23, 2001.

November 23, 2001



Mailer

November 23, 2001



Carol W. Burton, Reg. 35465
Hogan & Hartson LLP
1200 17th Street, Suite 1500
Denver, Colorado 80202
Telephone: (303) 454-2454
Facsimile: (303) 899-7300



Attorney Docket No. FUJ 99228 CIP
Client Matter. No. 80458.0004.001

*Attorney's
A total
11/29/01*

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Patent Application of:

Katsuyoshi MATSUURA, et al.

Serial No. 09/551,233

Filed: April 17, 2000

Title: SEMICONDUCTOR DEVICE HAVING A
FERROELECTRIC CAPACITOR AND A
FABRICATION PROCESS THEREOF

Examiner: H.-M. LEE

Art Unit: 2823

RECEIVED
NOV 28 2001
2800 MAIL ROOM

AMENDMENT & RESPONSE TO SECOND OFFICE ACTION

Assistant Commissioner for Patents
Washington, D.C. 20231

Sir:

In response to the Office Action mailed August 22, 2001 for which a shortened statutory period for response was set to November 22, 2001, please amend the above-identified application as follows:

IN THE CLAIMS:

Please cancel claim 20.

Please amend claims 1, 15, 16, 19 and 21 as follows:

1. (Twice Amended) A method of fabricating a semiconductor device having a ferroelectric capacitor, comprising the steps of:
 - forming an active device element on a substrate;
 - forming an insulation film over said substrate to cover said active device element;
 - forming a lower electrode layer of said ferroelectric capacitor over said insulation film;
 - forming a **PZT** ferroelectric film on said lower electrode layer as a capacitor insulation film of said ferroelectric capacitor;